编码器倍频、鉴相电路在FPGA中的实现

张宝泉, 杨世兴, 赵永秀

张宝泉, 杨世兴, 赵永秀. 编码器倍频、鉴相电路在FPGA中的实现[J]. 工矿自动化, 2005, 31(4): 69-71.
引用本文: 张宝泉, 杨世兴, 赵永秀. 编码器倍频、鉴相电路在FPGA中的实现[J]. 工矿自动化, 2005, 31(4): 69-71.
ZHANG Bao-quan, YANG Shi-xing, ZHAO Yong-xiu. Implementation of the Circuits of Frequency-multiplier and Phasedemodulation of Encoder in FPGA[J]. Journal of Mine Automation, 2005, 31(4): 69-71.
Citation: ZHANG Bao-quan, YANG Shi-xing, ZHAO Yong-xiu. Implementation of the Circuits of Frequency-multiplier and Phasedemodulation of Encoder in FPGA[J]. Journal of Mine Automation, 2005, 31(4): 69-71.

编码器倍频、鉴相电路在FPGA中的实现

Implementation of the Circuits of Frequency-multiplier and Phasedemodulation of Encoder in FPGA

  • 摘要: VHDL是系统设计领域最佳的硬件描述语言。文章针对用于位置与速度反馈测量的光电编码器信号的特点,介绍了运用VHDL在FPGA中实现编码器倍频、鉴相电路的方法,它对提高编码器分辨率与实现高精度、高稳定性的信号检测及位置伺服控制具有一定的现实意义。
    Abstract: VHDL is the best hardware description language in the field of system design.Based-on the features of photoelectric encoder signal used in feedback measurement of position and velocity, the method by which the circuits of frequency-multiplier and phasedemodulation is designed in the FPGA by VHDL was introduced in this paper. It has improved resolving power of coder and realized signal detection and position servo control of high accurate and high stable.
计量
  • 文章访问数:  37
  • HTML全文浏览量:  6
  • PDF下载量:  0
  • 被引次数: 0
出版历程
  • 刊出日期:  2005-08-09

目录

    /

    返回文章
    返回